

## WHAT IS CLAIMED IS:

~~Fig. 1~~  
(1333) A wireless communication device for use in a DS/CDMA mobile communication system, the wireless communication device being operable in response to a sequence of reception signals divisible into a plurality of frames each of which has a frame rate and which is further divided into a plurality of slots, comprising:

1300 <sup>160</sup>  
(330) processing means for statistically processing preceding frame rates in previously received ones of the frames to produce a result of statistical processing;

<sup>160</sup>  
(330) predicting means for predicting a later one of the frame rates in a next one of the frames on the basis of the result of statistical processing to produce a predicted frame rate of the later one of the frame; and

190 executing means for executing a predetermined operation within candidate ones of the slots determined for the predicted frame rate.

2. A wireless communication device as claimed in claim 1, wherein the result of statistical processing is successively renewed so as to be matched with a variation of environment.

3. A wireless communication device as claimed in claim 1, wherein the executing means comprises:

180 a spread code generator for generating a spread code; and

170 a calculating unit for calculating the candidate slots from the predicted frame rate and the spread code.

4. A wireless communication device as claimed in claim 3, wherein the executing means further comprises:

150 a demodulating unit for demodulating the reception signal with reference to the candidate slots into a demodulated signal.

→ ~~5.~~ A method of predicting a frame rate in a selected one of frames that follows a reference frame with a reference frame rate, comprising the

002021 54505260

steps of:

statistically processing the reference frame rate and a previous frame rate of a previous frame preceding the reference frame to calculate a frame rate candidate in the selected one of the frames; and

producing the frame rate candidate as the frame rate predicted.

Fig 3 6. A method as claimed in claim 5, wherein the statistically processing step comprises:

- 300 successively storing the previous and the reference frame rates;
- 320 accumulating each combination of the previous and the reference frame rates to statistically detect a frequency of each combination; and
- 350 obtaining the frame rate candidate by using the frequency of each combination.

Fig 3 7. A circuit operable in response to a sequence of frame rate signals derived from a sequence of reception signals in a wireless communication device of a mobile communication system, the reception signal sequence including a reference frame, a previous frame sequence preceding the reference frame, and a later frame following the reference frame while the circuit is used for calculating a later frame rate of the later frame, comprising:

processing means for statistically processing a reference frame rate extracted from the reference frame and a previous frame rate extracted from the preceding frame sequence to successively store a frame rate candidate in the later frame as a result of statistically processing; and

selecting means for selecting the frame rate candidate to produce the frame rate candidate as the later frame rate.

8. A circuit as claimed in claim 7, the wireless communication device having a processing time for decoding the reception signal sequence into a sequence of reception signals, wherein the (producing means) comprises:

- 300 an input register which has a plurality of stages successively loaded with each frame rate extracted from the reception signal sequence at each

09730545.120700

frame;

310 a frequency storage section, coupled to a plurality of the stages of the input register dependent on the processing time, for successively storing a combination of the frame rate given from the reference and the previous frame rates;

330 a candidate calculator for calculating the frame rate candidate of the later frame by statistically detecting frequencies of each combination; and

350 a candidate register for successively registering the frame rate candidate of the later frame.

9. A circuit as claimed in claim 8, wherein the selecting means comprises:

340 a later frame selector, coupled to the stages of the input register that are dependent on the processing time, for selecting the frame rate candidate by a combination of the frame rates derived from the stages of the input register.

10. A circuit as claimed in claim 7, the wireless communication device being also operable in response to a delayed signal which is delayed by a delay time relative to the reception signal sequence, wherein (the frequency storage section) is coupled to (the plurality of the stages) of (the input register) that are determined by a difference between the processing time and the delay time.

11. A circuit as claimed in claim 10, wherein (the later frame selector) is coupled to (the plurality of the stages) of (the input register) that are also determined by the difference between the processing time and the delay time.

12. A circuit as claimed in claim 10, wherein (the plurality of the stages) of (the input register) to which (the frequency storage section) is coupled are defined as a first relationship in consideration of the difference between the processing and the delay times while a relationship among the frame rate candidate stored in (the candidate register) and (the stages of the input register)

004027 5450E260

6 to which (the later frame selector) is coupled is specified by a second  
7 relationship similar to the first relationship.

13. A circuit as claimed in claim 10, wherein the difference between the processing and the delay times is not greater than a time duration of three frames.

14. A circuit as claimed in claim 13, wherein each of the current, the previous, and the later frame rates is selected from four different frame rates.

1 15. A circuit as claimed in claim 14, wherein (the frequency storage  
2 section) has a plurality of frequency registers which are determined in number  
3 by the four frame rates and the number of (the stages) to which (the frequency  
4 storage section) is coupled.

1 16. A circuit as claimed in claim 15, wherein the frequency registers  
2 are equal in number to sixty-four when the number of (the stages) is equal to  
3 three.

17. A circuit as claimed in claim 15, wherein each of the frequency registers has first through y-th memory cells, where y is an integer.

18. A method of predicting a latest frame rate of a latest received frame from preceding frame rates, comprising the steps of:

extracting a sequence of frame rate signals from a sequence of reception signals; and

predicting the latest frame rate of the latest received frame by processing previous ones of the frame rate signals preceding the latest received frame in consideration of a delay time for extracting the frame rate signal sequence.

19. A method as claimed in claim 18, used for controlling a searcher included in a wireless communication device of a CDMA communication system, further comprising the step of:

supplying the latest and predicted frame rate through a data burst randomizer to the searcher.

121-12m

00402T" SHSDEZ60

20. A method as claimed in claim 19, wherein the delay time is determined by a difference between a processing time in the wireless communication device and an additional delay time given a delay unit which delays the reception signal sequence.

21. A method as claimed in claim 20, wherein the predicting step comprises the steps of:

successively registering the frame rate signals in an input register;

detecting a combination of the frame rate signals from the registered frame rate signals by selecting stages of the input register in consideration of the delay time to store a frequency of each combination;

calculating a later frame rate candidate from the frequencies of the combinations; and

selecting the later frame rate from the later frame rate candidate in consideration of the delay time.

22. A method as claimed in claim 20, wherein the stages of the input register selected at the detecting step provide a first relationship while the later frame rate is selected by using a second relationship similar to the first relationship.

00730545-120700